



**MGT to DOG TX bridge**









Die Signale SIG\_OUTXX können untereinander am FPGA getauscht werden, um besser sortiert am Stecker JPIGGY1 anzukommen.

Die Signale PIGGY\_XXX können untereinander am FPGA getauscht werden, um besser sortiert am Stecker JPIGGY1 anzukommen.

IN33 - IN48 are not connected in this layout

PWM\_IN:  
these are outputs from this FPGA's point of view...

PWM\_IN[32:1] << PWM\_IN[32:1]












**GSII** Gesellschaft für Schwerionenforschung mbH  
Plancksstrasse 1  
D-64291 Darmstadt  
GERMANY  
www.gsi.de


**DAC\_FPGA**

Design:	K:\GSII\B\COMO AND KISS\DIRICH\DIRICH5D2\DIRICH5D2.DSN
Modified:	Wednesday, February 28, 2024
Designer:	M.Traxler/H.Hoogen
Size:	A3
Page:	2 / 8
Layouter:	H.Kavan

Bank 0,1,4,8: no true LVDS outputs  
 Bank 0,1,4,8: no true LVDS inputs  
 Bank 2,3,6,7: LVDS inputs, 50% LVDS outputs



ADC introduces noise to signal inputs and should not be accessed while data is taken with very low thresholds (highest sensitivity).




Part No.	Resin Color	Forward voltage V <sub>f</sub>		Reverse current I <sub>r</sub>		Light wavelength λ <sub>d</sub>		Brightness I <sub>v</sub>		
		Typ. (V)	If (mA)	Max. (μA)	V <sub>r</sub> (V)	Typ. (nm)	If (mA)	Min. (mcd)	Typ. (mcd)	If (mA)
SML-P11MT	Transparent	1.9	569	100	4	605	1.0	0.63	2.1	1
SML-P11YT	Colorless	1.9	586	100	4	605	1.0	1.6	5.5	1
SML-P11DT	Colorless	1.8	621	100	4	626	1.0	1.6	5.5	1
SML-P11RT	Colorless	1.8	626	100	4	626	1.0	1.0	3.6	1

**GSI**

Geoschicht für Schichtenforschung mbH  
 Phoenixstr. 1  
 D-64291 Darmstadt  
 GERMANY  
 www.gsi.de

**FPGA**

Design: KCS







SERDES IO

HDRX_IN0_P	Y5	UTDCH0
HDRX_IN0_N	Y5	HDRXP0_D0CH0_50_T
		HDRXN0_D0CH0_50_C
HDTX_OUT0_P	W5	HDTXP0_D0CH0_50_T
HDTX_OUT0_N	W5	HDTXN0_D0CH0_50_C
	X1	HDRXP0_D0CH1_50_T
	X1	HDRXN0_D0CH1_50_C
	W1	HDTXP0_D0CH1_50_T
	W1	HDTXN0_D0CH1_50_C
	Y14	HDRXP0_D1CH0_51_T
	Y14	HDRXN0_D1CH0_51_C
	X13	HDTXP0_D1CH0_51_T
	X13	HDTXN0_D1CH0_51_C
	Y15	HDRXP0_D1CH1_51_T
	Y15	HDRXN0_D1CH1_51_C
	X12	HDTXP0_D1CH1_51_T
	X12	HDTXN0_D1CH1_51_C

LFESUM-85F-88G381C



unused serdes channels can be left unpowered and input signals left floating. VCCA has always to be powered.




Am Schluß: Gleichmäßig auf dem Board verteilen. Alles 0201 (0603 metr.)



Current return path connections...

















no via for cap,  
directly connect E and C  
several GND through vias  
  
Termination Resistor and  
capacitor are near FPGA

IN[32..1] >>> IN[32..1]      AMPOUT[32..1] >>> AMPOUT[32..1]

Gesellschaft für Schwerionenforschung mbH  
Planckstrasse 1  
D-64291 Darmstadt  
GERMANY  
www.gsi.de

CHANNEL 1-12

Design: K:\GSIJOB\COME AND KISS\DIRICH\DIRICH5D2\DIRICH5D2.DSN	Size: A3	Page: 5 / 9
Modified: Wednesday, February 28, 2024		
Designer: M. Traudt/H. Heppner	Layouter: H. Kavan	











no via for cap,  
directly connect E and C  
several GND through vias  
Termination Resistor and  
capacitor are near FPGA

IN[32..1] >> IN[32..1] AMPOUT[32..1] >> AMPOUT[32..1]

Gesellschaft für Schwerionenforschung mbH  
Planckstrasse 1  
D-64291 Darmstadt  
GERMANY  
www.gsi.de

CHANNEL 13-24

Design: K:\GSIJOB\COME AND KISS\DIRICH\DIRICH5D2\DIRICH5D2.DSN	Size: A3	Page: 6 / 9
Modified: Wednesday, February 28, 2024		
Designer: M. Traudt/H. Kavan	Layouter: H. Kavan	



no via for cap.  
directly connect E and C  
several GND through vias  
Termination Resistor and  
capacitor are near FPGA


IN[32..1] >> IN[32..1] >> AMPOUT[32..1]

**GSI** Gesellschaft für Schwerionenforschung mbH  
Planckstrasse 1  
D-64291 Darmstadt  
GERMANY  
www.gsi.de

**CHANNEL 25-32**

Design: K:\GSIJOB\COME AND KISS\DIRICH\DIRICH5D2\DIRICH5D2.DSN  
Modified: Wednesday, February 28, 2024  
Designer: M.Traden/H.Heccon  
Size: A3  
Layouter: H.Kavan  
Page: 7 / 9

wire around FPGA, from output side to input side




PWM\_IN[32..1] << PWM\_IN[32..1] DAC\_OUT[32..1] >> DAC\_OUT[32..1]

**GSI** Gesellschaft für Schwerionenforschung mbH  
 Planckstrasse 1  
 D-64291 Darmstadt  
 GERMANY  
 www.gsi.de

**DACs\_1-32**

















Design: K:\GSUB\COMB AND KISS\DIRICH\DIRICH5D2\DIRICH5D2.DSN  
 Modified: Wednesday, February 28, 2024  
 Designer: M.Traxler/H.Hoegen Size: A3 Page: 8 / 9  
 Layouter: H.Kavan





V2\_5 in filtered

EN\_LDO has to be driven above 1.1V to be turned on!



UTDC1K

C10	GND_0
H19	GND_1
R19	GND_2
C17	GND_3
M16	GND_4
K16	GND_5
B14	GND_6
G14	GND_7
J14	GND_8
H14	GND_9
J14	GND_10
M14	GND_11
N14	GND_12
M14	GND_13
P14	GND_14
P14	GND_15
G12	GND_16
G12	GND_17
G12	GND_18
J12	GND_19
K12	GND_20
L12	GND_21
L12	GND_22
M12	GND_23
P12	GND_24
P12	GND_25
J11	GND_26
J11	GND_27
L11	GND_28
L11	GND_29
M11	GND_30
M11	GND_31
K10	GND_32
K10	GND_33
L10	GND_34
L10	GND_35
M10	GND_36
M10	GND_37
N10	GND_38
N10	GND_39
P10	GND_40
P10	GND_41
P10	GND_42
P10	GND_43
P10	GND_44
P10	GND_45
P10	GND_46
P10	GND_47
P10	GND_48
P10	GND_49
P10	GND_50
P10	GND_51
P10	GND_52
P10	GND_53
P10	GND_54
P10	GND_55
P10	GND_56
P10	GND_57
P10	GND_58
P10	GND_59
P10	GND_60
P10	GND_61
P10	GND_62
P10	GND_63
P10	GND_64
P10	GND_65
P10	GND_66
P10	GND_67
P10	GND_68
P10	GND_69
P10	GND_70
P10	GND_71
P10	GND_72
P10	GND_73
P10	GND_74
P10	GND_75
P10	GND_76
P10	GND_77
P10	GND_78
P10	GND_79
P10	GND_80
P10	GND_81
P10	GND_82
P10	GND_83
P10	GND_84
P10	GND_85
P10	GND_86
P10	GND_87
P10	GND_88
P10	GND_89
P10	GND_90
P10	GND_91
P10	GND_92
P10	GND_93
P10	GND_94
P10	GND_95
P10	GND_96
P10	GND_97
P10	GND_98
P10	GND_99
P10	GND_100
P10	GND_101
P10	GND_102
P10	GND_103
P10	GND_104
P10	GND_105
P10	GND_106
P10	GND_107
P10	GND_108
P10	GND_109
P10	GND_110
P10	GND_111
P10	GND_112
P10	GND_113
P10	GND_114
P10	GND_115
P10	GND_116
P10	GND_117
P10	GND_118
P10	GND_119
P10	GND_120
P10	GND_121
P10	GND_122
P10	GND_123
P10	GND_124
P10	GND_125
P10	GND_126
P10	GND_127
P10	GND_128
P10	GND_129
P10	GND_130
P10	GND_131
P10	GND_132
P10	GND_133
P10	GND_134
P10	GND_135
P10	GND_136
P10	GND_137
P10	GND_138
P10	GND_139
P10	GND_140
P10	GND_141
P10	GND_142
P10	GND_143
P10	GND_144
P10	GND_145
P10	GND_146
P10	GND_147
P10	GND_148
P10	GND_149
P10	GND_150
P10	GND_151
P10	GND_152
P10	GND_153
P10	GND_154
P10	GND_155
P10	GND_156
P10	GND_157
P10	GND_158
P10	GND_159
P10	GND_160
P10	GND_161
P10	GND_162
P10	GND_163
P10	GND_164
P10	GND_165
P10	GND_166
P10	GND_167
P10	GND_168
P10	GND_169
P10	GND_170
P10	GND_171
P10	GND_172
P10	GND_173
P10	GND_174
P10	GND_175
P10	GND_176
P10	GND_177
P10	GND_178
P10	GND_179
P10	GND_180
P10	GND_181
P10	GND_182
P10	GND_183
P10	GND_184
P10	GND_185
P10	GND_186
P10	GND_187
P10	GND_188
P10	GND_189
P10	GND_190
P10	GND_191
P10	GND_192
P10	GND_193
P10	GND_194
P10	GND_195
P10	GND_196
P10	GND_197
P10	GND_198
P10	GND_199
P10	GND_200