







ADC introduces noise to signal inputs and should not be accessed while data is taken with very low thresholds (highest sensitivity).



Bridge from ETH RX to DL SDI?  
Any bridge for ETH/DL fusion on one optical cable?




Geprüfte & Schweißtechnische mbH  
Handelsrasse 1  
D-64291 Darmstadt  
GERMANY  
www.gtm.de

**I/O Connectors**

Design: KYSSJOB/DOGMAICERBERUSZ/CERBERUS2 DSN  
Modified: Tuesday, February 24, 2026  
Designer: M. Triller, H. Henning


Size: A2  
Page: 1 / 3  
Lastrev: 11/2025






**Verbesserungen für die nächste Version bzw generell:**

- Silkscreen "überall" weglassen, außer bei großen Steckern
- PLL CDCE6214: Externen Zero Delay Mode FB Pfad von OUT2 zu FB\_IN (SECRET) routen
- Beide CLKs von EXT PLL an PCLK Pins routen?
- Weiterer GND Pin auf JTAG Header, damit man GND verbinden kann zu Bus Pirate, auch wenn beide JTAG Probes gesteckt sind. Am besten auch neben jeder JTAG Probe einen Pin frei lassen, damit man besser alles gleichzeitig stecken kann.
- LEDs weiter Richtung SFFs schieben?
- Möglichkeit schaffen Satelliten vom FPGA aus zu rebooten? Neu zu flashen?



$$V_{OUT} = 0.8 \cdot \left(1 + \frac{R_2}{R_1}\right)$$



EN LDO has to be driven above 1.1V to be turned on!

