












ADC introduces noise to signal inputs and should not be accessed while data is taken with very low thresholds (highest sensitivity).



Bridge from ETH RX to DL_SDI?
Any bridge for ETH/DL fusion on one optical cable?












GSI Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

I/O Connectors

Design: K:\GSI\B\DOGMA\CERBERUS1\CERBERUS1.DSN
 Modified: Monday, January 26, 2026
 Designer: M. Trautler / H. Heegen
 Size: A2
 Page: 1 / 9
 Layouter: H. Kavan

PWM_IN:
these are outputs from this FPGAs point of view....




















PWM_IN[31..0] ← PWM_IN[31..0]




Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de

DAC_FPGA

Design: K:\GSIJOB\DOGMA\CERBERUS1\CERBERUS1.DSN	Size: A3	Page: 2 / 9
Modified: Thursday, February 12, 2026	Layouter: H.Kayan	
Designer: M.Traxler/H.Heggen		

















Verbesserungen für die nächste Version bzw generell:

- Silkscreen "überall" weglassen, außer bei großen Steckern
- PLL CDCE6214: Externen Zero Delay Mode FB Pfad von OUT2 zu FB_IN (SECREP) routen
- Beide CLKs von EXT PLL an PCLK Pins routen?
- Weiterer GND Pin auf JTAG Header, damit man GND verbinden kann zu Bus Pirate, auch wenn beide JTAG Probes gesteckt sind. Am besten auch neben jeder JTAG Probe einen Pin frei lassen, damit man besser alles gleichzeitig stecken kann.
- LEDs weiter Richtung SFFs schieben?
- Möglichkeit schaffen Satelliten vom FPGA aus zu rebooten? Neu zu flashen?


Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de

FPGA Power

Design: K:\GSL\JOB\DOGMA\CERBERUS1\CERBERUS1.DSN	Size: A2	Page: 4 / 9
Modified: Thursday, February 12, 2026	Layouter: H.Kavan	
Designer: M.Trautler/H.Hoggen		



no via for cap,
directly connect E and C
several GND through vias
Termination Resistor and
capacitor are near FPGA





GSI Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de

AMPLIFIERS 1

Design: K:\GSI\JOB\DOGMACERBERUS1\CERBERUS1.DSN
Modified: Thursday, February 12, 2026
Designer: M.Traxler/H.Heggen

Size: A3 Page: 5 / 9
Layouter: H.Kavan












no via for cap,
 directly connect E and C
 several GND through vias
 Termination Resistor and
 capacitor are near FPGA

GSI Gesellschaft für Schwerionenforschung mbH
 Planckstrasse 1
 D-64291 Darmstadt
 GERMANY
 www.gsi.de

AMPLIFIERS 2

Design: K:\GSI\JOB\DOGMACERBERUS1\CERBERUS1.DSN
 Modified: Thursday, February 12, 2026
 Designer: M.Traxler/H.Heggen

Size: A3 Page: 6 / 9
 Layouter: H.Kavan




no via for cap,
directly connect E and C
several GND through vias
Termination Resistor and
capacitor are near FPGA

Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de

AMPLIFIERS 3

Design: K:\GSI\JOB\DOGMACERBERUS1\CERBERUS1.DSN		Size: A3	Page: 7 / 9
Modified: Thursday, February 12, 2026		Layouter: H.Kavan	
Designer: M.Traxler/H.Heggen			

wire around FPGA, from output side to input side















Gesellschaft für Schwerionenforschung mbH
Planckstrasse 1
D-64291 Darmstadt
GERMANY
www.gsi.de

DACs_1-32

Design: K:\GSIJOB\DOGMA\CERBERUS1\CERBERUS1.DSN	Size: A3	Page: 8 / 9
Modified: Thursday, February 12, 2026	Designer: M.Traxler/H.Heggen	
Layouter: H.Kayan		



$$V_{out} = 0.8 \times (1 + \frac{R_1}{R_2})$$



POWER